	Document ID	Issue Date	Pages	Title	Current OR
1	US 20060233172 A1	20061019	16	Multiple data rates in programmable logic device serial interface	370/391
2	US 20060095613 A1	20060504	20	Next generation 8B10B architecture	710/62
3	US 20050034049 A1	20050210	38	Communication between multi-processor clusters of multi-cluster computer systems	714/758
4	US 20050034048 A1	20050210	38	Reliable communication between multi-processor clusters of multi-cluster computer systems	714/758
5	US 20050034033 A1	20050210	37	Communication between and within multi-processor clusters of multi-cluster computer systems	714/52
6	US 20050034007 A1	20050210	37	Synchronized communication between multi-processor clusters of multi-cluster computer systems	713/500
7	US 20040260832 A1	20041223	41	Bandwidth, framing and error detection in communications between multi-processor clusters of multi-cluster computer systems	709/234
8	US 20040071250 A1	20040415	17	High-speed interconnection adapter having automated lane de-skew	375/372
9	US 20030219040 A1	20031127	17	Apparatus, method and storage medium for carrying out deskew among multiple lanes for use in division transmission of large-capacity data	370/503
10	US 20020116564 A1	20020822	24	Fibre channel port adapter	710/301
11	US 20020018444 A1	20020214	17	Method and apparatus for multi-lane communication channel with deskewing capability	370/235
12	US 7117419 B2	20061003	37	Reliable communication between multi-processor clusters of multi-cluster computer systems	714/758
13	US 7103823 B2	20060905	37	Communication between multi-processor clusters of multi-cluster computer systems	714/758
14	US 7093061 B2	20060815	15	FIFO module, deskew circuit and rate matching circuit having the same	711/101
15	US 7010607 B1	20060307	102	Method for training a communication link between ports to correct for errors	709/228

	Inventor
1	Venkata; Ramanand et al.
2	Venkata; Ramanand et al.
3	Nemawarkar, Shashank et al.
4	Nemawarkar, Shashank et al.
5	Nemawarkar, Shashank et al.
6	Nemawarkar, Shashank et al.
7	Kota, Rajesh et al.
8	Bunton, William P. et al.
9	Kim, Dae Up et al.
10	Paul, Harry V. et al.
11	Cremin, Con D. et al.
12	Nemawarkar; Shashank et al.
13	Nemawarkar; Shashank et al.
14	Teo; Jeff Boon Kiat
15	Bunton; William P.

	Document ID	Issue Date	Pages	Title	Current OR
16	US 6961347 B1	20051101	21	High-speed interconnection link having automated lane reordering	370/465
17	US 6903575 B1	20050607	19	Scalable device architecture for high-speed interfaces	326/47
18	US 6889272 B1	20050503	12	Parallel data bus with bit position encoded on the clock wire	710/65
19	US 6865231 B1	20050308	15	High-speed interconnection adapter having automated crossed differential pair correction	375/246
20	US 6690757 B1	20040210	16	High-speed interconnection adapter having automated lane de-skew	375/371

	Inventor
16	Bunton; William P. et al.
17	Davidson; Allan T. et al.
18	Boxer; Lawrence Aaron et al.
19	Bunton; William P. et al.
20	Bunton; William P. et al.